A complementary metal-oxidesemiconductor (CMOS) application-specific integrated circuit (ASIC) has been developed to generate arbitrary, dynamic phase patterns for acoustic hologram applications. An experimental prototype has been fabricated to demonstrate phase shaping. It comprises a cascadable 1 × 9 array of identical, independently controlled signal generators implemented in a 0.35-µm minimum-featuresize process. It can individually control the phase of a square wave on each of the nine output pads. The footprint of the integrated circuit is 1175 × 88 µm 2 . A 128-MHz clock frequency is used to produce outputs at 8 MHz with a phase resolution of 16 levels (4 bits) per channel. A 6 × 6 air-coupled matrix array ultrasonic transducer was built and driven by four ASICs, with the help of commercial buffer amplifiers, for the application demonstration. Acoustic pressure mapping and particle manipulation were performed. In addition, a 2 × 2 array piezoelectric micromachined ultrasonic transducer (PMUT) was connected and driven by four output channels of a single ASIC, demonstrating the flexibility of the ASIC to work with different transducers and the potential for direct integration of CMOS and PMUTs.
biomedical field [1] , [2] . While optical tweezers are best suited for manipulating micrometer-scale particles, acoustic tweezers can manipulate submillimeter-scale particles and agglomerates of micrometer-scale bioparticles, without impairing their viability [3] [4] [5] .
Holographic acoustic tweezers are of interest for their capability to perform 3-D manipulation [6] , [7] . Marzo et al. [6] demonstrated acoustic holography with a single-sided 8 × 8 element ultrasonic 2-D phased array, where each transducer element was directly wired to an external driver and was individually addressable. Melde et al. [7] demonstrated that the information content of the acoustic field depends directly on the number of independently addressed ultrasound elements, named as pixels in the remainder of this article, with a 2-D phased array; they successfully constructed 15 000 pixels in a 3-D printed hologram. Although this allows for higher manipulation precision and resolution, as the printed hologram is fixed, a real-time reconfiguration of the acoustic field is not possible.
Subsequently, efforts have been made to increase the number of directly connected ultrasound transducers in the array to 2500 [8] to achieve high-precision dynamic manipulation. However, this requires an increased electronic complexity, and the cost of further scaling is unfavorable. This is because, for a directly connected (direct-wiring) device with N × M transducer elements, N ×M independently configurable drivers and N × M interconnections are required. For example, to achieve the same 500 × 500 addressable pixels found in a spatial light modulator for optical tweezers [9] by acoustic means, 250 000 drivers, like field-programmable gate array (FPGA) gates, would be required.
In order to construct a high pixel-count acoustic tweezer, we propose to integrate acoustic actuators with drive electronics on a single complementary metal-oxide-semiconductor (CMOS) application-specific integrated circuit (ASIC). Since acoustic tweezers and imaging transceivers present similar challenges in control and wiring complexity, existing ASIC imaging systems merit consideration. Chen [10] developed an integrated lead zirconate titanate (PZT) transducer matrix based on a microbeamforming method. Although the channel count is reduced by a factor of 9, the use of microbeamforming limited the phase pattern that could be generated. Chen et al. [11] and Wygant et al. [12] used passive-matrix addressing techniques, which further reduced the port count to N + M. However, the pixels did not actuate simultaneously, preventing the generation of arbitrary phase patterns across all signal outputs. There are also many system-ona-chip and handheld ultrasound system-implementing ASIC transceivers [13] [14] [15] [16] [17] [18] [19] . However, none of them maintains full scalability while providing the arbitrary phase-pattern reconfiguration in real time, required for the flexible acoustic hologram generations.
We propose a fully scalable 2-D ultrasonic activematrix signal-generator ASIC capable of generating arbitrary, dynamic phase patterns in real time. This signal generator allows each pixel to actively maintain its state, while other pixels are being addressed. The pixel control circuit is much simpler than its counterpart reported in [20] , and hence more scalable. A prototype 1 × 9 array signal generator was implemented in a 5-V, 0.35-μm CMOS process at Austria Mikro Systeme (AMS). The scalability and phase control of the proposed matrix signal generator have been verified by combining several of these prototypes to generate 2-D phase patterns, with a port count reduction compared with conventional direct-wiring devices [6] .
II. SYSTEM-LEVEL ARCHITECTURE
The system-level architecture of the ASIC is shown in Fig. 1 . To maximize scalability, an active-matrix addressing technique was implemented in two stages. The first pair of column-and-row addressing signals is the Per-Column Column Select (CS) signal and the Per-Row Enable/Disable (En_Disen) signal, and the latter of which enables and disables the addressed pixel. CS is used second time, together with an External Delay (Ex_D) signal, to trigger a phase shift in the addressed pixel. In each column, only one CS input is required. The implementation of this active-matrix addressing technique changes the interconnection count for an N × M 2-D matrix from N ×M to (3× N)+M with no reduction in phase-shaping flexibility.
III. DETAILED CIRCUIT AND OPERATION
A. Phase-Shifting Scheme is sent to the Ex_D port, and the row-driver circuit responds and transfers the asynchronous request to a synchronous Row Delay (RD) signal. The synchronous RD signal is sent to the specific pixel in the selected column. The selected pixel control circuit removes one Internal Clock (In_CLK) pulse, and a step delay is generated at the output. As a result, the phase shift resolution varies proportionally to the counter resolution. The advantage of implementing this scheme is that it can shift the output phase of pixels using an active-matrix technique, which significantly reduces the port count, i.e., the external ASIC connection count.
B. Row Drive Circuit and Operation
The row-driver (delay-signal generation) circuit is shown in Fig. 3 . The function of this circuit is to capture each Ex_D request, regardless of the arrival time, and transfer the request to a synchronous RD signal, as illustrated in Fig. 4(a) . When a delay request is received from the Ex_D port, the D-type flipflop 1 (DFF1) saves the request and waits for the next rising edge of the External Clock (Ex_CLK) signal; the request is transferred to and saved by DFF2. At the next falling edge, the RD output of DFF3 is toggled, while DFF1 and DFF2 are reset. DFF2 is set up in this manner to remove setup and hold violations from the output of DFF3, preventing additional phase shifts. The operation cycle ends at the next falling edge with the RD output toggled back to low and the RD high pulse covering one In_CLK high pulse.
In this scheme, RD_Disen holds the output at logic low; it does not clear the saved data in DFF1 and DFF2, and this is achieved by CLR. High-capacity buffers are needed for the clock and delay signals. If the pixel count in a row increases beyond 9 in future designs, it will be preferable to use a buffer tree structure. 
C. Pixel Circuit and Operation
In Fig. 5 , active-matrix addressing for the pixel HIGH/LOW state is realized through a two-input AND gate (AND2), and phase shifting is implemented by a D-latch (Latch1). Once CS is enabled by logic HIGH, another logic HIGH at the En_Disen port triggers a toggle at DFF4, addressing the pixel with the HIGH state so that it outputs a signal. On the other hand, provided that the pixel is in a HIGH state and CS is enabled at logic HIGH, whenever there is an incoming signal at RD, it is inverted at Latch1 and removes one In_CLK pulse by disabling AND1. This is possible because the RD rising edge is half of the In_CLK time period before the In_CLK signal's rising edge, and the falling edge of RD is inherently one propagation delay after the falling edge of the In_CLK pulse. That is to say, the three-input AND gate removes the second In_CLK pulse after the system reading a rising edge of the Ex_D signal. The 4-bit counter was chosen for this design, because it provides a 4-bit phase resolution at the outputs, which has been demonstrated to give satisfactory results in trapping strength [21] . In future iterations, the 4-bit counter can be replaced by a higher bit-count counter or a programmable counter to achieve more flexibility. The CS signal also controls the Feedback output to send out feedback from the selected pixel in a row to be monitored, as only the transmission gate in the pixel addressed by CS is enabled to transmit a signal.
IV. SIMULATION RESULTS

A. System-Level Operation Setup and Timing Diagram
To remove all unknown states in the circuit before operation, the CLR signal is reset to logic 0 (LOW), working with a rising edge of Ex_D to clear the row-driver. In the next sequence, RD_Disen and ResetP must be set to logic LOW before being enabled by logic HIGH, as illustrated in Fig. 4(b) . Then, CS and En_Disen will enable a specific pixel to generate a square wave with frequency f E x_C L K /16. If multiple driving signals with the same phase are required by ultrasound transducer elements, Ex_CLK should be set only after enabling all the pixels when the ASIC starts.
B. Simulation Results
Cadence [22] was used to simulate a 1 × 9 pixel signal-generator array clocked at 128 MHz, and the phaseshift performance is shown in Fig. 6 . After applying the setup sequence, as shown in Fig. 4(b) , another LOW-to-HIGH pulse is sent to Ex_D; therefore, a row-delay symbol is generated at RD. As Column Select 9 (CS9) is set when the delay signal is sent out from the row-driver circuit, the 4-bit counter in CS9 receives one less clock pulse than the Column Select 1 (CS1) signal, and a 22.5 • phase shift, which is the smallest phase-shift step that can be provided by this design, is generated. Fig. 6 shows the various signal pulses and their timings. The key signals for phase shifting at Output9 are illustrated with red waveforms, and the blue traces are for CS1 and Output1 in column 1 and system start-up. This confirms that CS9 has an additional pulse compared with CS1, and Output9 is hence delayed by 22.5 • compared with Output1. Note that the misalignment between Ex_CLK and each of the output signals is caused by propagation delays within the ASIC.
V. EXPERIMENTAL SETUP AND TEST RESULTS
A. Electrical Testing of the ASIC
The prototype ASIC was implemented with an AMS (ams.com) fabrication process with a 0.35-μm minimum feature size. For validation, test points and additional buffers were set around the design, with the 1175 × 88-μm 2 structure at the center of the chip forming the 1 × 9 array, as shown in Fig. 7(a) . Fig. 7 (b)-(d) shows the fabricated 1 × 9 signal-generator array at different levels of magnification.
The output buffer set on-chip allows the ASIC to provide 5-V square waves with 1-mA drive current and ∼5 pF as output capacitance. The power rating of the ASIC was designed to be 35 mW, which meets the requirements of the buffers and core circuits set on-chip. For future on-chip integration with transducers, custom-designed drivers/buffers are suggested to be implemented to optimize the performance of transducers, and the power rating should be adjusted accordingly.
To allow for a direct comparison, the experiment and the simulation were designed to have the same start-up sequence. Single-pole double-throw (SPDT) switches (MCTI series, Farnell, Leeds, U.K.) were implemented with switch debouncing circuits to generate control signals. The measured 1-4 steps of the phase shift are shown in Fig. 8 . All the pixels on-chip function as expected and the phase shifts of 22.5 • , 45 • , 67.5 • , and 90 • can be clearly observed.
B. Ultrasonic Testing System Setup
To prove that the circuitry is scalable and to acoustically demonstrate its phase-shaping capability, we designed a Fig. 9 . Schematic of the complete electrical system. system to demonstrate its programmable phase-shifting capabilities. A schematic outline of the electrical system is shown in Fig. 9 . Four ASIC prototypes were integrated onto a printed circuit board (PCB) with patch support to provide control for a total of 36 pixels. Although the ASICs are four 1 × 9 control arrays, they were implement as a 6 × 6 control array. The PCB acts as the mainboard to relay the appropriate phase to the transducer matrix. A separate PCB was designed for a 6 × 6 air-coupled 2-D transducer matrix array, connected to the mainboard with ribbon cables for the transducer activation.
The main control board of the system also demonstrates scalability and buffering of ASIC outputs. As shown in Fig. 9 , a decoder is added to reduce the number of CS input connections. Likewise, taking advantage of the ASIC design, two additional decoders could be implemented to reduce the number of Per-Row En_Disen and Per-Row RD signals. However, as there are only four Per-Row En_Disen and four Per-Row RD signals in the present system, the yield is limited and the idea was not adopted. To protect the ASIC outputs and improve the driving flexibility of the system, 5-V buffers are added, to support later experiments.
C. Calibration
For experiments, commercial 40-kHz air-coupled ultrasound transducers (Prowave 400ST100, Farnell, Leeds, U.K.) were implemented in a 6 × 6 2-D array. As the transducers are low-cost items, it was anticipated that the array would be nonuniform due to electrical impedance mismatching, causing undesired delays to the acoustic outputs. To improve performance, a microphone system [23] was used to calibrate the system by positioning it under each transducer and by comparing the measured signal against a reference signal. During calibration, the amplitude of the measured signal is normalized, and the phase difference between the reference and measured signals gives a phase offset, which is then introduced as an additional phase shift for array control. The calibration phase pattern for the system is shown in Fig. 10(a) . The calibration phase pattern depends on the measurement setup; in the present case, it is valid for a vertical distance of 60 mm between the microphone and the transducer matrix.
The calibration precision is determined by the phase-shift resolution. For the presented case, as the system has 4-bit phase resolution, the maximum phase error is reduced to π/8. For further improvement, careful impedance matching would need to be carried out between every buffer output and the ultrasound transducer input connected to it. However, since the purpose of the present system is to demonstrate the functioning of the phase control ASIC, no further adjustment was performed.
D. Calibrated System and Programmable Phase Control
To initially demonstrate the calibration outcome and system phase control, two simple patterns were produced by the system and measured with the microphone setup [23] . Fig. 11(a) shows the acoustic field generated by a single excited transducer element with 0 • phase shift applied. The driving signal was fixed at 5 V pp , and the relative intensity was measured across a 50 mm × 50 mm area. From the phase map, it is clear that the phase of the wavefront at a vertical distance of 60 mm is approximately zero at the center position of the operating transducer, as expected.
A π/8 (22.5 • ) phase change was then applied to the system, which is the minimum phase change the integrated circuit can provide, and the acoustic field formed is shown in Fig. 11(b) .
By subtracting the results shown in Fig. 11(a) and averaging the difference, the phase difference between the two patterns was found to be 23.9 • . This gives a 1.4 • error from the expected 22.5 • phase change. Thus, the ASIC is shown to be capable of delivering 4-bit-resolution phase control.
E. Orbital Angular Moment Pattern
In order to demonstrate the programmability of the phase of the system, an azimuthal phase pattern was set up. This is similar to the patterns used for the generation of structured wavefronts that carry orbital angular momentum (OAM) [24] and have been used to rotate particles [8] without continuous updating of the amplitude of the acoustic signal [6] . To achieve a suitable spatial resolution, all the 36 transducer elements were activated. The transducers are mapped with the appropriate phase profile, expressed by ψ(ϕ) = exp(i ϕ), where is the topological charge and is an unbounded integer, while ϕ is the azimuthal angular coordinate. Fig. 12(b) shows the phase profile for = 1 for the 36 transducers shown in Fig. 12(a) . By applying this profile onto the transducer array, the intensity and phase maps shown in Fig. 12(c) and (d) , respectively, were produced.
An example of an OAM mode can be found in [23] . Comparing the results shown in Fig. 12(c) and (d) with the OAM mode, it is clear that there are some undesired interface effects at the center of the measurement in this work. These are attributed to phase aberrations arising from electrical impedance mismatches, errors in the spatial locations of the transducers, and grating lobes caused by the transducer spacing that are larger than the wavelength of sound. Performance could be improved particularly by reducing the spacing between the transducer elements to at most 4.3 mm to eliminate grating lobes and generate a coherent wavefront, as shown in [23] .
F. In-Air Particle Trapping and Vertical Manipulation
To further demonstrate the system capabilities and flexibility, one of the holographic acoustic framework phase patterns presented in [6] was adopted, as shown in Fig. 10(b) . To provide a field strong enough to levitate a physical object in the air, four 1 ×9 voltage-level translator/adaptor electronic arrays were built. Fig. 13 shows the circuitry of one of the adaptors. The potentiometer is set to allow the output amplitude to be adjusted between 0 and (V + − V − ); with a value of 10 times, the gain of the amplifying circuitry is set to be large enough to ensure that the output amplitude can reach (V + − V − ) in an ideal case. By connecting these adaptors into the system, we were able to generate 25-V pp continuous square waves to stimulate the 40-kHz transducer elements. With the phase pattern and calibration set, the system was able to levitate and trap a 5-mm-diameter expanded polystyrene particle, as shown in Fig. 14(a) .
To prove that the system is capable of generating real-time dynamic acoustic fields, a simple vertical real-time manipulation was performed. The trapping patterns for object manipulation can be decomposed into two patterns, one with the required phases for trapping and manipulation and the other one, a phase pattern, used for focusing holographic lenses [6] . To realize a real-time vertical manipulation, delays are continually added to the transducer elements in the outer ring, changing the focal point of the "lens," thus changing the vertical trapping position. As a result, the expanded polystyrene particle moves up and down with reference to the trapping point. This vertical manipulation is shown in Fig. 14(b) and (c); the maximum vertical distance is ∼5 mm with a minimum step of ∼0.3 mm and a total of 16 steps.
These results are a qualitative demonstration of the acoustic field shaping and flexibility of the system. Compared with a direct-wiring system, the speed of the dynamic phase control will be slightly reduced for large-scale arrays due to the tradeoff made when implementing the active-matrix addressing methodology. For example, if a 640-kHz clock is implemented to drive a 500 pixel × 500 pixel system, the worst-case whole-matrix phase-pattern update time can be estimated to be ∼0.59 s. However, this time may be reduced by optimizing the dynamic programmable phase algorithm or by constraining in ways allowed by a given application.
G. Toward Integrated Tweezers With Micromachined Ultrasonic Transducers
An attractive physical configuration of the ASIC that has been described is in an integration system with a piezoelectric micromachined ultrasonic transducer (PMUT) array. To demonstrate the potential of integration and control, an experimental prototype PMUT matrix was driven by one of the ASICs integrated on the main control PCB in the system, as shown in Fig. 9 .
The PMUT matrix consists of a 2 × 2 arrangement of elements, and each element contains nine, i.e., 3 × 3, diaphragms operating at 8 MHz. Four synchronized 8-MHz, 5-V pp unipolar square waves were generated from the ASIC to drive the four PMUT arrays. To demonstrate the phase-control performance, four square waves were set to 0 • , 90 • , 180 • , and 270 • phase shifts, and the vibration of the PMUT matrix was recorded with a laser Doppler vibrometer, as shown in Fig. 15 .
Because the electrical connections between the CMOS matrix signal generator and the PMUT elements were made through external cables, the deflection of the PMUTs was inevitably degraded due to the impedance mismatch. The impedance mismatch reduces the energy transfer from the ASIC outputs to the transducer and hence results in a reduced deflection amplitude. This degradation is recorded as an intensity map, as shown in Fig. 15(c) , which shows an average deflection amplitude of several nanometers. By properly matching the impedance between the matrix signal generator and the PMUTs in future on-chip integrations, an improved average deflection is expected.
Although the propagation delay and the RC time delay cause undesired phase shifts in the acoustic outputs, these shifts are expected to be uniform as they are generated by identical cables of the same length when the circuitry is connected to the PMUTs. Further study of the phase differences among acoustic outputs to demonstrate acoustic field shaping is warranted. Nevertheless, as shown in Fig. 15(d) , four phase quadrants can be observed clearly. There is an approximately 50 • phase difference between the phase pattern set in the program, which is shown in Fig. 15(b) , and the measurement is shown in Fig. 15(d) . It is observed that this difference is uniform across all diaphragm locations; hence, we conclude that the cause is some combination of propagation delay and resistor-capacitor time delay. Importantly, however, the relative phase between the transducer elements is as expected, which is sufficient to demonstrate acoustic field shaping.
VI. CONCLUSION
This article has described a digital active-matrix ASIC solution to output excitation signals for an array of PZT transducers to generate acoustic holograms. For an N × M channel matrix with arbitrary phase-pattern generation capability, the port count is (3 × N)+M. This compares very favorably with the N × M port count for conventional direct-wiring devices. The scalability of this design opens the potential for its use in a wide range of applications. For the intended ultrasound application, a practical acoustic hologram resolution can be significantly improved by the port count reduction we have achieved. The direct comparison of the simulation and experimental results has proved the functionality of the ASIC. The functional potential of piezoelectric and CMOS integration has been demonstrated with not only bulk transducers but also micromachined ultrasonic transducers through acoustic experiments and measurement, and potential detailed improvements have been outlined where relevant.
